System-on-a-Chip Verification: Methodology and Techniques

This text covers verification strategies and methodologies for SOC verification from system level verification to the design sign-off. The topics covered include: introduction to the SOC design and verification aspects, system level verification in brief, block level verification, analog/mixed signal simulation, simulation, HW/SW Co-verification, static netlist verification, physical verification, and design sign-off in brief. All the verification aspects are illustrated with a single reference design for Bluetooth application.