Home
SystemVerilog for Design

LIBRAIRIE CARCAJOU
SystemVerilog for Design
From Librairie Carcajou
Current price: $224.21
Loading Inventory...
*Product information may vary - to confirm product availability, pricing, shipping and return information please contact LIBRAIRIE CARCAJOU
About this book
In its updated second edition, this book has been extensively revised on a chapter by chapter basis. The book accurately reflects the syntax and semantic changes to the SystemVerilog language standard, making it an essential reference for systems professionals who need the latest version information. In addition, the second edition features a new chapter explaining the SystemVerilog "packages", a new appendix that summarizes the synthesis guidelines presented throughout the book, and all of the code examples have been updated to the final syntax and rerun using the latest version of the Synopsys, Mentor, and Cadance tools.
Written for:
Professional designers who use Verilog, and hardware description language academics who teach digital design
Keywords:
Design Guide
Modeling
Sutherland
SystemVerilog